IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership	Publications/Services	Standards	Conferences	Careers/Jobs
2 2	E Xplore	_	Inited States Pa	Welcome tent and Traden

Welcome t and Trademark Office



			RELEASE 1.6		United States Paten
lelp_	FAQ	Terms	IEEE Peer Review	Qui	ck Links

Welcome to IEEE Xplore®

()- Home

)- What Can I Access?

()- Log-out

Tables of Contents

()- Journals & Magazines

)- Conference **Proceedings**

O- Standards

Search

O- By Author

O- Basic

Advanced

Member Services

O- Join IEEE

O- Establish IEEE Web Account

Access the **IEEE Member** Digital Library Your search matched **34** of **1022101** documents.

A maximum of 500 results are displayed, 15 to a page, sorted by Relevance **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enterior new one in the text box.

physical address<and>memory

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Interfacing in microprocessor-based systems with a fast physical addressing

Maamoun, M.; Benbelkacem, A.; Berkani, D.; Guessoum, A.; System-on-Chip for Real-Time Applications, 2003. Proceedings. The 3rd IEEE International Workshop on , 30 June-2 July 2003

Pages: 144 - 149

[Abstract] [PDF Full-Text (268 KB)] IEEE CNF

2 Virtual-address caches. Part 1: problems and solutions in uniproces

Cekleov, M.; Dubois, M.; Micro, IEEE, Volume: 17, Issue: 5, Sept.-Oct. 1997

Pages:64 - 71

[Abstract] [PDF Full-Text (88 KB)] IEEE JNL

3 Impulse: building a smarter memory controller

Carter, J.; Hsieh, W.; Stoller, L.; Swanson, M.; Lixin Zhang; Brunvand, E.; Di A.; Chen-Chi Kuo; Kuramkote, R.; Parker, M.; Schaelicke, L.; Tateyama, T.; High-Performance Computer Architecture, 1999. Proceedings. Fifth Internatio Symposium On, 9-13 Jan. 1999

Pages:70 - 79

[Abstract] [PDF Full-Text (124 KB)]

4 Microarchitecture of HaL's memory management unit

Chang, D.C.-W.; Lyon, D.; Chen, C.; Peng, L.; Massoumi, M.; Hakimi, M.; Iye S.; Li, E.; Remedios, R.;

Compcon '95.'Technologies for the Information Superhighway', Digest of Pape , 5-9 March 1995

Pages: 272 - 280

[Abstract] [PDF Full-Text (580 KB)] IEEE CNF

5 Software cache coherence for large scale multiprocessors

Kontothanassis, L.I.; Scott, M.L.;

High-Performance Computer Architecture, 1995. Proceedings. First IEEE Symposium on , 22-25 Jan. 1995

Pages: 286 - 295

[Abstract] [PDF Full-Text (784 KB)] IEEE CNF

6 A space-efficient flash translation layer for CompactFlash systems

Jesung Kim; Jong Min Kim; Noh, S.H.; Sang Lyul Min; Yookun Cho; Consumer Electronics, IEEE Transactions on , Volume: 48 , Issue: 2 , May 20

Pages: 366 - 375

[Abstract] [PDF Full-Text (1562 KB)] TEEE JNL

7 Performance comparison of logical-address-to-physical-address algorithms for non-volatile memory

Jan-Ti, Y.; Shena-Zhona Shieh; Jun-Mina Yu;

ASIC, 2003. Proceedings. 5th International Conference on , Volume: 1 , Oct. 24, 2003

Pages: 482 - 485

[Abstract] [PDF Full-Text (302 KB)]

8 A new address decoder using digital MSK demodulation technique for **HD-DVD** system

Jung-Bae Park; Won-Bae Joo; Sang-Woon Suh; Jin-Yong Kim; Optical Memory and Optical Data Storage Topical Meeting, 2002. Internations Symposium on , 7-11 July 2002

Pages:114 - 116

[PDF Full-Text (259 KB)] IEEE CNF [Abstract]

9 A new Physical Address Decoder for the Blu-ray Disc System using digital hybrid demodulation techniques

Jung-Bae Park; Won-Bae Joo; Sang-Woon Suh; Jin-Yong Kim; Optical Memory and Optical Data Storage Topical Meeting, 2002. Internationa Symposium on , 7-11 July 2002 Pages:60 - 62

[Abstract] [PDF Full-Text (273 KB)] **IEEE CNF**

10 A workload generation environment for trace-driven simulation of shared-bus multiprocessors

Giorgi, R.; Prete, C.A.; Prina, G.; Ricciardi, L.;

System Sciences, 1997, Proceedings of the Thirtieth Hawaii International

Conference on , Volume: 1 , 7-10 Jan. 1997

Pages: 266 - 275 vol.1

[Abstract] [PDF Full-Text (984 KB)] IEEE CNF

11 An object based data cache with conflict free concurrent access as shared memory for a parallel DSP

Kneip, J.; Pirsch, P.;

VLSI Signal Processing, IX, 1996., [Workshop on], 30 Oct.-1 Nov. 1996 Pages:25 - 34

[Abstract] [PDF Full-Text (648 KB)] IEEE CNF

12 Caches versus object allocation

Liedtke, J.;

Object-Orientation in Operating Systems, 1996., Proceedings of the Fifth International Workshop on , 27-28 Oct. 1996 Pages: 95 - 101

[Abstract] [PDF Full-Text (524 KB)] IEEE CNF

13 A hybrid approach to trace generation for performance evaluation shared-bus multiprocessors

Giorgi, R.; Prete, C.A.; Ricciardi, L.; Prina, G.;

EUROMICRO 96. 'Beyond 2000: Hardware and Software Design Strategies'., Proceedings of the 22nd EUROMICRO Conference , 2-5 Sept. 1996 Pages: 207 - 214

[Abstract] [PDF Full-Text (696 KB)] IEEE CNF

14 The 68040 on-chip memory subsystem

Edenfield, R.; Ledbetter, B., Jr.; McGarity, R.;

Compcon Spring '90. 'Intellectual Leverage'. Digest of Papers. Thirty-Fifth IEE Computer Society International Conference. , 26 Feb.-2 March 1990 Pages: 264 - 269

[Abstract] [PDF Full-Text (456 KB)] IEEE CNF

15 Hypergraph coloring and reconfigured RAM testing

Franklin, M.; Saluja, K.K.;

Computers, IEEE Transactions on , Volume: 43 , Issue: 6 , June 1994

Pages: 725 - 736

[Abstract] [PDF Full-Text (1184 KB)] IEEE JNL

1 2 3 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved